Side-Channel Attacks on Optane Persistent Memory


Sihang Liu, **Suraaj Kanniwadi**, Martin Schwarzl, Andreas Kogler, Daniel Gruss, Samira Khan




Usenix Security Symposium 2023

Overview: Motivation

Overview: Motivation




Overview: Motivation




Overview: Contributions

Overview: Contributions





Overview: Contributions





Background


Optane, Persistent Memory, and Side Channels



























































In the system heirarchy















In the system heirarchy




In the system heirarchy












Reverse-Engineering of Optane


A glimpse into the Optane DIMM




















Optane: We have more!




Optane: We have more!



Optane: We have more!





Optane: We have more!



On-DIMM caches


Optane










On-DIMM caches





On-DIMM caches
















Wear-levelling to the rescue!

Memory Cells




Wear-levelling to the rescue!

Memory Cells




Wear-levelling to the rescue!

Memory Cells




Wear-levelling to the rescue!


Memory Cells





Wear-levelling to the rescue!


Memory Cells












Wear-levelling in Optane: How?


Expectations



Wear-levelling in Optane: How?



Wear-levelling in Optane: How?




Expectations




Expectations

Reality

cl == cache line





Expectations

cl == cache line

== CPU cache line

"*clflush* flushes only CPU caches"

Reality

clflush reaches Optane!

Expectations

cl == cache line


== CPU cache line


"*clflush* flushes only CPU caches"


Reality


clflush reaches Optane!


Flushes Optane Buffer!












The Attacks


Exploring the security implications of our new attack primitives


Optane


Optane

Attack Primitives














Our Attacks











Attack: Noteboard Covert Channel


Encoding secret messages on Optane's wear-levelling metadata

The Idea


The Idea

	0%	0%	0%	0%	0%	0%	0%	0%	0%
101100 010110 100101									
























































Result






























Side-Channel Attacks on Optane Persistent Memory

Sihang Liu, **Suraaj Kanniwadi**, Martin Schwarzl, Andreas Kogler, Daniel Gruss, Samira Khan



Usenix Security Symposium 2023